发明名称 EMPHASIS AND DE-EMPHASIS CIRCUIT
摘要 PURPOSE:To obtain desired emphasis and de-emphasis characteristics, by constituting the circuit with resistors and a capacitor and adjusting the deviation of circuit components with a variable resistor. CONSTITUTION:In an emphasis circuit, a variable resistor Rv1 is connected between a split point of resistors R1, R2 connected in series with input terminals and an output terminal of the capacitor C1, and the cut-off frequency is adjusted with this variable resistor. Since this variable resistor Rv1 does not produce the change in the emphasis level, the cut-off frequency only is adjusted. In a de- emphasis circuit, a variable resistor Rv2 is inserted between a connecting point of the resistor R4 with the capacitor C2 and the input terminal, allowing to adjust the cut-off frequency only without changing the de-emphasis level.
申请公布号 JPS58146118(A) 申请公布日期 1983.08.31
申请号 JP19820028670 申请日期 1982.02.24
申请人 FUJITSU KK 发明人 HANAOKA SUSUMU;ICHIKAWA AKIHIKO;OOTA KOUICHI
分类号 H03H7/01;H03H7/06;H04B1/62 主分类号 H03H7/01
代理机构 代理人
主权项
地址