发明名称 LOGICAL CIRCUIT DEVICE
摘要 PURPOSE:To reduce the amount of wirings and to increase the area efficiency, by arranging plural gates on a line and forming them as a drive section and a load section. CONSTITUTION:A multiinput logical gate circuit is formed by integrating the same construction of transistor (TR) groups in which the gate electrodes are connected to the drive section and the load section. TR groups Cell1, Cell2... functioning as the basic cells are arranged adjacently on a line. Further, gate electrodes A, B... are provided in parallel on a line. The wirings among the TR groups are finished by forming each gate with a common polycrystal silicon layer. That is, separate wiring is not required.
申请公布号 JPS58146135(A) 申请公布日期 1983.08.31
申请号 JP19820029581 申请日期 1982.02.25
申请人 FUJITSU KK 发明人 NISHIUCHI KOUICHI
分类号 H03K19/0944;H01L21/82;H03K19/094 主分类号 H03K19/0944
代理机构 代理人
主权项
地址