发明名称 EXTERNAL INTERRUPTING DEVICE
摘要 PURPOSE:To decrease the number of ports down to half and to realize a compact package, by transferring an external interruption factor to a CPU by a pseudo bidirectional port and at the same time resetting the external interruption factor through the same port. CONSTITUTION:The signals of external interruption factors I0 and I1 are applied to each clock pulse CP terminal of flip-flops 40 and 41. Thus an external interruption signal INT is produced to be applied to a CPU1. The CPU1 accepts an external interruption with an interruption input signal INT and then reads the levels of output terminals A0 and A1 of switching circuits 50 and 51 through two pseudo bilateral ports 2 and 3. The CPU1 performs an external interruption process in terms of software and switches the ports 2 and 3 to an output mode. Thus both ports 2 and 3 deliver ''0''. As a result, both flip-flops 40 and 41 are perfectly reset, and the CPU1 prepares for acceptance of the next interruption signal.
申请公布号 JPS58134341(A) 申请公布日期 1983.08.10
申请号 JP19820017311 申请日期 1982.02.05
申请人 TOKYO SHIBAURA DENKI KK 发明人 YANAGIUCHI SETSUO;MOCHIZUKI ISAMU
分类号 G06F9/48;G06F13/24 主分类号 G06F9/48
代理机构 代理人
主权项
地址