摘要 |
The decoder includes a plurality of input signal responsive transistors having their conduction paths connected in parallel between a node and a point of reference potential. These transistors, when turned-on, tend to clamp the node to the reference potential. A controllable load is connected between a second voltage and the node for, when enabled and in the absence of an inhibit signal, providing a conduction path charging the node towards the second voltage. An inhibit network responsive to the node voltage inhibits conduction via the charging conduction path of the load when the node voltage is at, or close to, the second voltage. An external control signal applied to the controllable load can enable it in the absence of the inhibit signal.
|