发明名称 JUNCTION TYPE FIELD EFFECT TRANSISTOR
摘要 PURPOSE:To obtain the inexpensive FET whose mutual conductance is large, when J-FET having many channels is formed, by changing only the arrangement of a gate regions and source and drain regions by using metallic electrodes without changing the manufacturing process from an ordinary method at all and without decreasing a reverse withstand voltage and a threshold voltage. CONSTITUTION:An N type layer 12 is epitaxially grown on a P type semiconductor substrate 11. The layer 12 is separated by a P type region 13 reaching the substrate 11 into an island shape. P type gate regions 14, N type source regions 15, and N type drain regions 16 are diffused and formed in a shape of meshes thereon. That is, the source region 15 and the drain region 16 are surrounded by the gate region 14 from all four sides. Therefore the channel regions formed by the substrate 11 and the gate regions 14 and configured by four sides with respect to each source region and each drain region. Thereafter, source, drain, and gate electrodes 18-20 are attached to the respective regions. In this constitution, the channel regions are doubled and the mutual conductance is also doubled.
申请公布号 JPS58130576(A) 申请公布日期 1983.08.04
申请号 JP19830013379 申请日期 1983.01.28
申请人 NIPPON DENKI KK 发明人 KANAMORI SHIYUUJI
分类号 H01L21/337;H01L29/80;H01L29/808;(IPC1-7):01L29/80 主分类号 H01L21/337
代理机构 代理人
主权项
地址