发明名称 EMITTER COUPLING TYPE LOGICAL CIRCUIT
摘要 PURPOSE:To flow a switch circuit for a rquired period only and to reduce average power consumption remarkably, by giving a potential introduced from a potential of an input signal to a base of a transistor(TR) connected to a point where each emitter of TRs of the switch circuit is connected. CONSTITUTION:At the period when a high potential signal is applied to a control signal terminal N20, a base potential of a Q15 is boosted independently of the potential of an input signal and a TRQ15 keeps conduction. Thus, when a high potential is applied to either one of input signal terminals N11 and N12, a Q13 is conductive at the switch circuit in place of a Q14, an output terminal N17 is low potential, an NAND output of two input signals is obtained, an output terminal N18 is high potential, an AND output of the two input signals is obtained. When a signal of low potential is applied to both the input terminals N11 and N12, the NAND output terminal N17 is high potential and the AND output terminal N18 is low potential.
申请公布号 JPS58121832(A) 申请公布日期 1983.07.20
申请号 JP19820004552 申请日期 1982.01.14
申请人 NIPPON DENKI KK 发明人 TASAI SADAJI
分类号 H03K19/00;H03K19/086;(IPC1-7):03K19/086 主分类号 H03K19/00
代理机构 代理人
主权项
地址