Memory cell arrangement for a static memory

摘要

A memory cell for a static memory, in which the number of control lines is reduced to a maximum of three by the use of a diode in one collector circuit and the series connection of a diode and a resistor in the other collector circuit of an Eccles-Jordan flip-flop, which diodes have an exponential characteristic with an exponent smaller than that of conventional diodes.