发明名称 STORAGE DEVICE
摘要 PURPOSE:To shorten the delay time for transmission of data, by delivering the reading information given from an information line via a holding circuit by controlling a switching circuit via an error discriminating circuit and as long as no error is detected. CONSTITUTION:An error discriminating circuit 22 controls a switching circuit 24 in response to the output of an error detecting circuit 13 of an LSI25 of an error correction system. Thus the LSI25 is by-passed as long as no error is detected, and the reading data given from an information line 10 and an error correction code data are delivered via a holding circuit 20 and the circuit 24. Therefore the transmission delay time from the input to the output of the reading data can be shortened for a storage device.
申请公布号 JPS58114398(A) 申请公布日期 1983.07.07
申请号 JP19810212062 申请日期 1981.12.25
申请人 NIPPON DENKI KK 发明人 ISHIKAWA KENJI
分类号 G06F11/10;G06F11/00;G06F12/16 主分类号 G06F11/10
代理机构 代理人
主权项
地址