发明名称 FAILURE DETECTION SYSTEM FOR DATA RECEIVER
摘要 PURPOSE:To detect a failure of a receiver, by discriminating an access control data in a transmitted data from the other data, and transmitting each together with the synchronizing bit, in transmitting the data from a central processing unit to the reception side of a line controller, and using a synchronizing bit provided to the 1st data at the reception side. CONSTITUTION:In a transmitter 3, a data signal from a data forming section 31 such as a central processing unit is transmitted to a reception circuit 41 via a transmission circuit 32. Data not including an access signal are transmitted together with the 1st synchronizing signal. The received data are inputted to a register circuit 42 via the reception circuit 41. The 1st synchronizing signal AYNC.1 distributes 43 the data, and detects the failure together with an NOR gate 45 and a register 46. The accessed data are received with synchronizing signal SYNC.2, and transmitted to other stations via the reception circuit 41, the register 42, a decoder 44, and a gate 47.
申请公布号 JPS58100559(A) 申请公布日期 1983.06.15
申请号 JP19810198374 申请日期 1981.12.11
申请人 FUJITSU KK 发明人 SATOU CHIKAO;MURAYAMA MASAMI
分类号 H04L25/02;G06F13/00;H04J3/14;H04L1/02 主分类号 H04L25/02
代理机构 代理人
主权项
地址