发明名称 ENCODER CIRCUIT
摘要 PURPOSE:To decrease the operating time and to accurately detect code error, by obtaining the 1st and 2nd candidate outputs in response to the number of digits of N-digit binary data, outputting them through exclusive OR after the conversion of them into M digits of binary data. CONSTITUTION:N lights (N>1) of binary data A1-A16 are applied to partial AND arrays S1-S5 of an AND array circuit sector as 2, 3, 3, 4 bits, respectively, and the 1st candidate output connected to ground corresponding to inputs of each digit and the 2nd candidate output corresponding to the inputs are outputted as outputs B1-B16. The outputs B1-B16 are applied to an exclusive OR array circuit 2. Adjacent digits of the 1st and 2nd candidate outputs are exclusive-ORed, outputs C1-C16 are applied to 16-4-bit binary conversion circuit 3, where the outputs are converted into M-digit(M>1) binary data, outputs Z1- Z4 are outputted, allowing to decrease the operating time and to accurately detect code error.
申请公布号 JPS5887628(A) 申请公布日期 1983.05.25
申请号 JP19810185161 申请日期 1981.11.20
申请人 NIPPON DENSHIN DENWA KOSHA 发明人 SUZUKI YOSHITAKE;YAMAUCHI HIROKI;IWATA ATSUSHI
分类号 H03M7/00;G06F7/00;G06F7/74;H03M7/04;H03M13/03 主分类号 H03M7/00
代理机构 代理人
主权项
地址