| 摘要 |
The decoder circuit is designed to improve the switching speed of the inverter output tr. by reducing the current that flows into the output terminal of the inverter in case of read or memory. Address signal is applied to the base of PNP tr., and the emitter of this tr. becomes the output of the decoder.
|
