Discrete cosine transformer

摘要

An improved method and apparatus for calculating discrete cosine transform coefficients from a plurality of digitalized data is disclosed. The pipelined processor utilizes two basic types of circuits arranged in five computational stages. Shuffle and add circuits operate upon prearranged data components at the first, second and fourth stages, while shuffle, add and multiply circuits are used at the third and fifth stages.