发明名称 Amplitude limiter circuit
摘要 An amplitude limiter circuit is provided in which the output terminal is disconnected from the input terminal, or the input signal source, when the input signal amplitude exceeds the predetermined upper and/or lower limit. Voltage maintenance means maintains the output voltage when the amplitude limiting condition is reached.
申请公布号 US4382198(A) 申请公布日期 1983.05.03
申请号 US19800218605 申请日期 1980.12.22
申请人 TEKTRONIX, INC. 发明人 ISHIJIMA, YASUMORI;MUROOKA, RIKICHI
分类号 H03G11/00;H03G11/02;(IPC1-7):H03K5/08 主分类号 H03G11/00
代理机构 代理人
主权项
地址