发明名称 ORDER CONVERTING CIRCUIT
摘要 PURPOSE:To eliminate a selector, by storing the writing and reading addresses into an address control memory so as to read the information out of a buffer memory in the order different from the order by which the information is written into the buffer memory. CONSTITUTION:The output of a control counter 5 is fed to an address control memory 6, and the output of the memory 6 is supplied to a buffer memory 4 which stores temporarily the input signal in the form of the address of the memory 4. The output of the memory 4 is turned into an output signal 11 with the converted order. Both writing and reading addresses of the memory 4 are written into the memory 6 in the case of the random writing and sequential reading and vice versa. As a result, the memory 6 can read out the information in the order different from the order by which the information is written into the memory 4.
申请公布号 JPS5863283(A) 申请公布日期 1983.04.15
申请号 JP19810161963 申请日期 1981.10.13
申请人 NIPPON DENKI KK;NIPPON DENSHIN DENWA KOSHA;OKI DENKI KOGYO KK;HITACHI SEISAKUSHO KK;FUJITSU KK 发明人 FUKUI AKIRA;KIKUCHI SHIROU;KAWAGUCHI MASAHARU;MORI MAKOTO;OOSAKI TAKAAKI
分类号 H04Q1/457;G06F5/06;H04Q11/04 主分类号 H04Q1/457
代理机构 代理人
主权项
地址