发明名称 |
Self-destructing memory system for card reader - uses volatile memory in logic authentication circuit providing power cut=out control signal |
摘要 |
<p>A logic circuit comprises a microprocessor with a PROM and an I/O interface. A RAM is protected by a connection to a cut out circuit in series with a battery. A reset circuit resets the contents of the RAM to zero and a destruct circuit destroys the RAM data when controlled from a cut out circuit. The PROM and reset circuit are connected to a sealed connector which allows them to be set up during the commission period before the connector is sealed. A non sealed connected provides a clock signal for the microprocessor to enable it to perform its various functions. A second connection on this connector enables inputs or outputs to pass to or from external circuits through the I/O circuit under microprocessor control via the data and address busses.</p> |
申请公布号 |
FR2513408(A1) |
申请公布日期 |
1983.03.25 |
申请号 |
FR19810017676 |
申请日期 |
1981.09.18 |
申请人 |
THOMSON CSF |
发明人 |
|
分类号 |
G06K19/073;G07F7/10;(IPC1-7):06K7/01;11B23/28;06K19/00 |
主分类号 |
G06K19/073 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|