发明名称 PROGRAM EXECUTION TRACING SYSTEM FOR DEBUGGING
摘要 PURPOSE:To facilitate debugging, by providing a normal mode and a debugging mode for program execution, and tracing the program in the execution of the normal mode and tracing the debugging in the execution of the debugging mode, and solving the running state of the program on a basis of trace information. CONSTITUTION:An area MPA where a program or the like should be stored, stack area SA, and a trace area TA are set in a main storage device M. A processor PU is provided with an instruction register IR, a comparing circuit COMP, a specific instruction register SR, a mode register MR, an AND gate AG, a trace register TR, etc. The instruction by which contents of an accumulator ACC stored in the area MPA are written in the area SA is stored in the register SR. The normal mode and the debugging mode are provided in the processor PU for the program execution, and the executing program is traced in the normal mode, and the debugged program is traced in the debugging mode to solve debugging.
申请公布号 JPS5850051(A) 申请公布日期 1983.03.24
申请号 JP19810149010 申请日期 1981.09.21
申请人 FUJITSU KK 发明人 TANAKA YUTAKA;MORIMOTO KATSUKI
分类号 G06F11/28;G06F11/36 主分类号 G06F11/28
代理机构 代理人
主权项
地址
您可能感兴趣的专利