发明名称 Multistage thermostat.
摘要 <p>A multistage thermostat includes multistage cycler means 101 comprising a primary cycler 102 which controls a primary heating stage (heat pump) and a plurality of cyclers (103-104) which control respective stages of the secondary heat (electric heat). A clock 11 drives a night setback and day setup means 12. The offset signal Tof, setpoint means Tsp, and a temperature sensor Ts are differenced at 15 to form an error signal E for controlling the multistage cycler. The error signal is fed through a proportional constant means 21 and an integrator means 25 in parallel to control the multistage cycler means. On a change of setpoint exceeding a preset value, exponential decay bias means 60 generate a decaying exponential Tlag which is combined at 15 into the error signal. The integrator means 25 has fast, normal, and slow constants Kf, Kn, and Ks for power-up, normal, and set-up temperature increase respectively.</p>
申请公布号 EP0074851(A2) 申请公布日期 1983.03.23
申请号 EP19820304848 申请日期 1982.09.14
申请人 HONEYWELL INC. 发明人 BENTON, RONALD
分类号 G05D23/19;G05B11/18;G05D23/20;(IPC1-7):05B1/02;05D23/19 主分类号 G05D23/19
代理机构 代理人
主权项
地址