发明名称 ARITHMETIC CONTROLLER
摘要 PURPOSE:To decrease the arithmetic time, by setting the arithmetic digit number to a presettable counter to perform the counting with each digit and then stopping the arithmetic with a prescribed digit corresponding to the arithmetic digit number to proceed to the next instruction. CONSTITUTION:Each instruction signal and each gate control signal are delivered from an instruction decoder 17 by a control program which is stored previously in a main ROM 15 and the count value of an address auxiliary counter 16 which is counted up with the carry signal Ca given from an addition/ subtraction circuit 12. At the same time, the arithmetic digit number is set at a counter within an arithmetic digit number control circuit 25 to perform the counting with each arithmetic of each digit. Then an address counter 13 and the counter 16 are controlled after the arithmetic is over up to the set digit to proceed to the next instruction. As a result, just an instruction suffices for a process although the arithmetic digit number increases. Thus the arithmetic time can be decreased.
申请公布号 JPS5843047(A) 申请公布日期 1983.03.12
申请号 JP19810140768 申请日期 1981.09.07
申请人 TOKYO SHIBAURA DENKI KK 发明人 IMAUJI NOBORU
分类号 G06F7/00;G06F9/22;G06F15/02 主分类号 G06F7/00
代理机构 代理人
主权项
地址