发明名称 INTERLACING FAULT CONTACTS DETECTING SYSTEM IN DIGITAL INPUT CIRCUIT
摘要 PURPOSE:To detect interlacing fault contacts with less number of tests in a high speed at any time in an arbitrary timing, by additionally providing a simple test circuit to an input circuit section and a function discriminating the result of test for a central processing unit. CONSTITUTION:Input line groups L00-L03 are selected by turning off photocouplers PHP, PHVT0-PHVT3 and PHS0 and turning on PHHT0 and PHS1 at first to monitor signals at terminals D0-D3 and similarly, the photocoupler PHS0 is turned on and the PHS1 is turned off to monitor the signal at the terminals D0-D3. The PHHT1 is turned on in place of the PHHT0 to select the PHS0 or PHS1, allowing to detect interlacing fault contacts only caused in the input line groups L10-L13 or said contacts among the groups.
申请公布号 JPS5833740(A) 申请公布日期 1983.02.28
申请号 JP19810131482 申请日期 1981.08.24
申请人 FUJI DENKI SEIZO KK;FUJI FUAKOMU SEIGIYO KK 发明人 CHIBA YOSHIHIRO
分类号 G06F3/02;G01R31/02;G06F11/22;G06F13/00 主分类号 G06F3/02
代理机构 代理人
主权项
地址
您可能感兴趣的专利