发明名称 Receiving circuit
摘要 In a receiving circuit wherein a digital input signal is compared with a reference voltage and is regenerated into a pulse information signal of "1" or "0" value, a circuit for producing the reference voltage is constructed of a peak detector circuit which detects the maximum value of the output of a preprocessing circuit for the input signal, a reference preprocessing circuit which has the same circuit arrangement as that of the first-mentioned preprocessing circuit except for receiving no input signal, and a voltage divider circuit which divides the sum of the output of the peak detector circuit and an output of the reference preprocessing circuit. With such an arrangement, even when the amplitude of the input digital signal has fluctuated, a pulse signal whose pulse width is subjected to substantially no variation can be regenerated by means of the simple circuitry.
申请公布号 US4375037(A) 申请公布日期 1983.02.22
申请号 US19810222768 申请日期 1981.01.06
申请人 HITACHI, LTD. 发明人 IKUSHIMA, ICHIRO
分类号 H04L25/03;H03K5/08;H04B10/158;(IPC1-7):H03K5/08;H03K5/15;H03K5/24 主分类号 H04L25/03
代理机构 代理人
主权项
地址