发明名称 DEBUGGING DEVICE
摘要 PURPOSE:To improve the efficiency of program debug, by avoiding the re- storage of a program in an ROM every time a failed operation of the system is found out, through the replacement of an ROM region of a memory into an RAM as it is. CONSTITUTION:A debugging device 100 is connected to a system 200 to be debugged, the device 100 is provided with a read/write memory 101, an interface 102, a comparison circuit 110 and a gate 107, and the memory 101 and the interface 102 are connected with an address bus 103 and a data bus 104. The system 200 is provided with a memory 202 having areas of an RAM and an ROM, a CPU201, gate 207 through which readout/write strobe signals 105 and 106 pass, and an interface 208. The gate 107 is controlled with a gate signal 112 of the circuit 1110, the signals 105 and 106 are added to the memory 101 to replace the ROM area of the memory 101 into the RAM, and the result is added to the interface 208 of the system 200 via the interface 102, allowing to improve the efficiency of program debug.
申请公布号 JPS5824950(A) 申请公布日期 1983.02.15
申请号 JP19810122449 申请日期 1981.08.06
申请人 TOKYO SHIBAURA DENKI KK 发明人 KOMATSU AKIRA
分类号 G06F11/28;G06F9/06;G06F11/36 主分类号 G06F11/28
代理机构 代理人
主权项
地址