Semiconductor integrated circuit device

摘要

A semiconductor integrated circuit device of an I2L type is disclosed. In this device, in order to clamp the potentials of bit lines at a desired level, a bit line clamp circuit comprising at least one dummy cell for which the fluctuation of characteristics induced by manufacturing processes are relative to those of the memory cells of an I2L type is provided.