发明名称 |
Efficient, precompression, bandwidth-tolerant, digital pulse expander-compressor |
摘要 |
A digital pulse expander-compressor for use in pulse compression radars and having the advantage of precompression bandwidth tolerance. The pulse expander-compressor exploys a discrete Fourier transform circuit and multi-stage delay line feeding inputs x(n) to the discrete Fourier transform circuit to generate outputs in accordance with the formula <IMAGE> where n is the sequence number of the clock pulse; N is the number of delay stages plus one; and k is the number of the output subpulse from the transform circuit. An arrangement of delay stages differentially delays the output subpulses from the discrete Fourier transform circuit, and a coherent summer adds the real and imaginary parts of the signals from the delay lines. The delay stages delay the subpulse s(k), O</=k</=N/2-1, by <IMAGE> clock pulse intervals, while delaying the subpulse s(k), N/2+1</=k</=N-1, by <IMAGE> clock pulse intervals. The subpulse s(k), k=N/2, is not used. The pulse expander-compressor generates and compresses a polyphase code pulse with a pulse compression ratio of M2 where M is an odd integer less than N. An odd integer is desired so that the code can be made to have conjugate symmetry about the zero modulation frequency code subsequence.
|
申请公布号 |
US4373190(A) |
申请公布日期 |
1983.02.08 |
申请号 |
US19810227323 |
申请日期 |
1981.01.22 |
申请人 |
THE UNITED STATES OF AMERICA AS REPRESENTED BY THE SECRETARY OF THE NAVY |
发明人 |
LEWIS, BERNARD L.;KRETSCHMER, FRANK F. |
分类号 |
G01S13/28;(IPC1-7):G01S13/28 |
主分类号 |
G01S13/28 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|