Automatic fault recovery system for a multiple processor telecommunications switching control

摘要

An automatic fault recovery system for a multiple processor control complex of a telecommunications switching system is disclosed. The fault recovery system has a hierarchical structure which deals with the occurrence of soft faults and localizes insofar as possible the effect of errors, with the goal of minimizing disruption of calls through the switching system. Included in the steps taken by the recovery system are rewriting memory locations in active memory units from standby memory units, switching between active and standby copies of memory units, bus units and central processor units, and instituting progressively more pervasive initializations of all the processors in the control complex. The recovery system includes an arrangement employing a memory block parity check for fast initialization. A time shared error detection and correction activity assures that standby copies of memory units are in condition to become active when required.