发明名称 SEMICONDUCTOR CIRCUIT
摘要 PURPOSE:To prevent voltage fluctuation due to power source impedance from appearing at an output, by connecting a load resistance between each ouput terminal of a signal processing circuit and a power source, and supplying signals at both ends of the load resistance to subsequent-stage circuits differentially. CONSTITUTION:Demodulated signals at both ends of load resistances 19 and 21 are supplied to sulsequent stages 535 and 536 differentially through terminals 534 and 534', and 533 and 533'. When the current of an integrating circuit device 4 varies through the operation of a switching circuit 29 to vary a power voltage by the supply of power source impedance 2, the variation appears at both ends of the resistances 19 and 21 as it is and is supplied to the subsequent stages 535 and 536 differentially. Therefore, variations of the resistaces 19 and 21 with the power voltage are not inputted to the subsequent stages. One-side ends of the resistances 19 and 21 vary with the output signal of a demodulating circuit 16, so the variations are supplied to the subsequent stages.
申请公布号 JPS5812433(A) 申请公布日期 1983.01.24
申请号 JP19820111062 申请日期 1982.06.28
申请人 NIPPON DENKI KK 发明人 SUGAWARA MITSUTOSHI
分类号 H04B1/10;(IPC1-7):04B1/10 主分类号 H04B1/10
代理机构 代理人
主权项
地址