发明名称 DATA TRANSFERRING SYSTEM
摘要 PURPOSE:To realize the validity of transferred data comparatively simply, by transferring by placing prescribed data of an valid bus or its complementary data on an invalid bus at a transmitting side and by comparing received data of a prescribed or invalid data byte at a receiving side. CONSTITUTION:When data of n bytes (an integral number of n<N) is transferred, a transmitting side (a left end) transfers by placing data of prescribed data bytes or its complementary data in a valid data bus on an invalid data bus. A receiving side (a right end) compares received data of said prescribed data bytes with received data of said invalid data bytes and as a result of this, the validity of transferred data is checked per bit. By this way, a failure of a data bus line per bit is picked up. 4, 5 expressed by a figure denote a receiving data receiver and a buffer, respectively and 6 denotes a data comparing circuit, which are checked in bit unit.
申请公布号 JPS5810222(A) 申请公布日期 1983.01.20
申请号 JP19810107774 申请日期 1981.07.10
申请人 FUJITSU KK 发明人 SHIMIZU HISANOSUKE;KATOU KEIICHI
分类号 H04L1/00;G06F11/00;G06F11/16;G06F13/00 主分类号 H04L1/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利