| 摘要 |
An improved linear to digital translator having parallel current paths with unequal resistances. The resistances are sized according to a determined relationship between circuit parameters to improve crossover performance. In addition, non-saturating devices are used to reduce delay times.
|
