发明名称 PROGRAMMABLE LOGIC CONTROLLER
摘要 PURPOSE:To expand a simulation function by enabling a timer/counter function to be set and reset optieonally during on-line operation. CONSTITUTION:Every time one cycle of the execution of a user program ends, data in an input and output memory 8 are updated and timer/counter data in a timer/counter memory 9 are also updated. To simulate a timer/counter function, the timer/counter data in the timer/counter memory 9 are rewritten forcibly. With regard to the forcibly rewritten data in the timer/counter memory 9, the execution result of the user program by an instruction execution part 6 is disregarded and the forcibly rewritten data are held. Therefore, instruction executing operation is carried out on the basis of the rewritten data, so there is no contradiction of the user program.
申请公布号 JPS57187707(A) 申请公布日期 1982.11.18
申请号 JP19810072033 申请日期 1981.05.13
申请人 TATEISHI DENKI KK 发明人 KATOU YUKIO
分类号 G05B23/02;G05B19/05 主分类号 G05B23/02
代理机构 代理人
主权项
地址