首页
产品
黄页
商标
征信
会员服务
注册
登录
全部
|
企业名
|
法人/股东/高管
|
品牌/产品
|
地址
|
经营范围
发明名称
PROCESSO PARA FUSAO DE PELO MENOS UM SEGUNDO ELEMENTO QUIMICO CONDUCTOR DE UMA MATRIZ APARELHO PARA A FUSAO E ARTIGO
摘要
申请公布号
BR8200156(A)
申请公布日期
1982.11.03
申请号
BR19820000156
申请日期
1982.01.13
申请人
METAFUSE LTD
发明人
JOSEPH ADY
分类号
C25D5/18;C25D17/14;(IPC1-7):B23K11/00
主分类号
C25D5/18
代理机构
代理人
主权项
地址
您可能感兴趣的专利
MASK BLANK, TRANSFER MASK, METHOD OF MANUFACTURING A TRANSFER MASK, AND METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE
Plasmonic Transducer Having Two Metal Elements with a Gap Disposed Therebetween
METHOD AND APPARATUS FOR RESTORING IMAGE BY COPYING MEMORY
METHODS AND APPARATUS TO MEASURE MARKET SHARE FOR VOICE OVER INTERNET PROTOCOL CARRIERS
TOUCH STACK-UP STRUCTURE
IMAGING HEAD FOR A FLAT BED SCANNER
SECURING APPARATUS FOR FURNITURE DRIVE
Semiconductor Device and Manufacturing Method Thereof
INKJET LINE PRINTER
METHOD AND SYSTEM OF USING AUGMENTED REALITY FOR APPLICATIONS
POINT AND CLICK DEVICE FOR A COMPUTER WORKSTATION
ACCOUSTIC RESONATOR HAVING MULTIPLE LATERAL FEATURES
SURFACE ENTITY FOR THE REDUCTION OF THE AIR RESISTANCE OF AN AVIATION VEHICLE
LIQUID ADHESIVE LAMINATION FOR PRECISION ADHESIVE CONTROL
Bedding Mounting System for a Safe
METHOD OF REPLACING A DETECTION HOUSING PLACED INSIDE THE WHEELS OF A VEHICLE, DEVICE AND SENSOR ALLOWING THE IMPLEMENTATION THEREOF
METHOD AND APPARATUS FOR PROVIDING CRITICALITY BASED DATA BACKUP
METHODS AND DEVICES FOR SELECTIVE FORMAT-PRESERVING DATA ENCRYPTION
TUNNEL TRANSISTOR, LOGICAL GATE COMPRISING THE TRANSISTOR, STATIC RANDOM-ACCESS MEMORY USING THE LOGICAL GATE AND METHOD FOR MAKING SUCH A TUNNEL TRANSISTOR
VALVE PACKING FUGITIVE EMISSION DETECTION SYSTEM