发明名称 CENTRAL PROCESSING DEVICE
摘要 PURPOSE:To utilize effectively areas in a storage device, by providing a branch address part, a branch control part, and an operation control part in a microprogram instruction to use them as an address designating area or for the operation control. CONSTITUTION:An instruction address is stored into an address register 19 from a storage device 11, and one output of the register 19 is inputted to the storage device 11, and the other is inputted to a counter 182. Gates 20-22 are provided in the input side of the register 19 and are connected to the register 19 selectively. A branch controlling part 18 consists of a branch controlling circuit 181 and the counter 182, and the output of the branch controlling circuit 181 is conneted to gates 20-22 through transmission lines 15-17. The input is a branch condition signal and an output of a control bit 3B. The output of the counter 182 and the output of the branch controlling circuit 181 are connected to the gate 22. The output of an instruction control part 23 is inputted to the gate 20 to operate a microprogram.
申请公布号 JPS57161940(A) 申请公布日期 1982.10.05
申请号 JP19810046355 申请日期 1981.03.31
申请人 FUJITSU KK 发明人 UEMOTO SHIGEMI;TATE NOBUYOSHI
分类号 G06F9/22;G06F9/26;G06F9/32 主分类号 G06F9/22
代理机构 代理人
主权项
地址
您可能感兴趣的专利