发明名称 |
Digital-to-analog converter with improved compensation arrangement for offset voltage variations |
摘要 |
A digital-to-analog converter comprising a plurality of identical transistor current sources with their emitters connected to respective shunt legs of an R-2R ladder network for establishing binary weighting of the transistor currents. The effects of variations in transistor offset voltage are compensated for by returning the ladder termination resistor to a voltage which is 2(kT/q)1n 2 more positive than the last active stage of the converter.
|
申请公布号 |
US4349811(A) |
申请公布日期 |
1982.09.14 |
申请号 |
US19800173450 |
申请日期 |
1980.07.30 |
申请人 |
ANALOG DEVICES, INCORPORATED |
发明人 |
BROKAW, ADRIAN P. |
分类号 |
H03M1/78;H03M1/00;(IPC1-7):H03K13/02 |
主分类号 |
H03M1/78 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|