发明名称 GENERATOR FOR OPTIONAL SIGNAL
摘要 PURPOSE:To obtain an optional waveform through simple operation by repeatedly selecting voltages at hole parts where pins are inserted successively in series from the 1st line, and repeating the selection from the 1st line to its leading line once a line where no pin is inserted is detected. CONSTITUTION:The input terminal P of a gate circuit G2 is inverted to release a ring counter T from being reset, and pulses appear at terminals Q0-Q7 successively by clock pulses. When an analog switch N1 turns on, a lead-out electrode goes up to a ''1'', and the pin of the 1st line connects the lead-out elec- trode to the lead-out electrode S1 of the 1st line, so that a terminal S'1 goes up to a ''1''. Then, an analog switch N9 turns on and a voltage at a terminal v1 is developed at the output terminal (t) of an amplifier A. Similarly, the 2nd-8th lines are selected successively and voltages which correspond to potisions of pins inserted into respective lines are developed at an output terminal (t) in series.
申请公布号 JPS57145423(A) 申请公布日期 1982.09.08
申请号 JP19810031587 申请日期 1981.03.05
申请人 SEIKOUSHIYA:KK 发明人 TANI HIDEO
分类号 H03K3/78;(IPC1-7):03K3/78 主分类号 H03K3/78
代理机构 代理人
主权项
地址