发明名称 |
Digital debouncing and storage apparatus for use in a telephone switching system |
摘要 |
A digital debouncing and storage apparatus operates on the receiving end of a digital carrier span line used in a telephony system to couple a multiplex signal to a receiving site to be used by the switching network control. Incoming signaling bits of the multiplex signal are stored in a random access memory at a particular storage location reserved for each channel contained in a group. There is also stored at the location previous timing information concerning each sampling bit. The circuit operates to time any change in the value of a status bit to insure that it lasts long enough to indicate a valid change of state. An up/down counter serves to time each status bit during predetermined signaling frames based on a count inserted into the counter indicative of the timing information as stored in memory. Thus each channel associated with the multiplex signal has stored in memory a unique status bit as well as timing information pertinent to that bit. The circuit operates over a predetermined number of frames whereby if the status of the bit has changed between one binary value to another, the circuit will recognize such a change only after a given number of signaling frames have elapsed. In this manner, contact bounce or channel interference which may effect the signaling bit is eliminated from interferring with system operation.
|
申请公布号 |
US4348758(A) |
申请公布日期 |
1982.09.07 |
申请号 |
US19800156298 |
申请日期 |
1980.06.04 |
申请人 |
INTERNATIONAL STANDARD ELECTRIC CORPORATION |
发明人 |
SUTHERLAND, JOSEPH E. |
分类号 |
H04J3/10;H04J3/12;H04Q11/04;(IPC1-7):H04J3/12 |
主分类号 |
H04J3/10 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|