摘要 |
A pseudorandom binary sequence generator employing a conditional feedback path between several individual outputs and the input of a clocked shift register. Enhanced reistance to a latchup condition is brought about by way of a delay of one of the outputs, relative to the other outputs, as coupled to the feedback path.
|