发明名称 TESTING AND CONTROLLING SYSTEM FOR FAULTY CIRCUIT
摘要 PURPOSE:To shorten control time from a blocking state to the incorporation of an in-use system, by providing a communication controller with a transmitting and receiving means for an indication signal for blocking release and a confirmation signal for the blocking release through a circuit in a blocking state. CONSTITUTION:Under the control of a central controller 1a, data from the storage device 1b of a communication controller 1 is passed through a data channel controller 1b and a data transfer controller 1e and then transferred to a communication controller 2 from a modulator and demodulator 1f through a data circuit l1. In this case, when, for example, a fault in a parity check is detected by a transfer controller 2e, a signal for blocking the circuit l1 is transferred between the communication controllers 2 and 1 through a normal circuit lm. Once the circuit l1 recovers from the fault, an indication signal for blocking release is sent through the modulator and demodulator 1f under the control of the controller 1a, and the controller 2 when receiving it clear blocking display in a state storage device to send a confirmation signal for the blocking release out of the modulator and demodulator 2f. Once receiving it, the controller 1 performs blocking releasing operation similarly.
申请公布号 JPS57138234(A) 申请公布日期 1982.08.26
申请号 JP19810023491 申请日期 1981.02.19
申请人 NIPPON DENKI KK;NIPPON DENSHIN DENWA KOSHA;FUJITSU KK 发明人 YANO TOSHIO;SUWAMOTO TAKESHI;YOKOKURA AKIRA;TASHIRO MICHIROU;TAKAHASHI KANETSU
分类号 H04L29/14;H04B17/00;H04L5/20 主分类号 H04L29/14
代理机构 代理人
主权项
地址