发明名称 REGISTER CONTROL SYSTEM
摘要 PURPOSE:To obtain a control system where the instruction execution time is shortened, by reading and writing data to and from a general register in the first half and the latter of the same operation cycle respectively. CONSTITUTION:In respect to a means which writes the operation result of a preceding instruction to a general register and reads a succeeding instruction in the indexing cycle in the same operation cycle, the operation result of the preceding instruction is stored from an operating circuit ALU to an operation result storage buffer register RBR when the operation execution cycle is terminated. Next, contents of the register RBR are written to a register REG1 through a bus PB in the latter half of the operation result write cycle, and a general register write control signal Wt is transmitted from a control circuit CTL to the register REG1 to control the write. In the indexing cycle, a general register read control signal Rt is sent from the control circuit CTL to the register REG1 to tead control data from the register REG1.
申请公布号 JPS57130150(A) 申请公布日期 1982.08.12
申请号 JP19810014723 申请日期 1981.02.03
申请人 NIPPON DENKI KK;NIPPON DENSHIN DENWA KOSHA 发明人 YAZAWA KATSUHIKO;OKADA KATSUYUKI
分类号 G06F9/38;G06F9/30;G06F9/34 主分类号 G06F9/38
代理机构 代理人
主权项
地址
您可能感兴趣的专利