发明名称 SYSTEM FOR DETECTING FALLING OF PROGRAM INTO LOOP
摘要 PURPOSE:To detect falling of a program into a loop, by providing a simple circuit additionally without executing a special instruction in the program. CONSTITUTION:When a signal R/W becomes 1, the reset of a counter 8 is released to release the count. However, in the normal operation the signal R/W becomes 0, and the counter 8 is reset before the output is issued to an output terminal CO. When the program falls into a loop, the output of the output terminal CO becomes 1 because the read state continues over T sec, and the inverted output is applied to an enable terminal CE of the counter 8 and a reset terminal R of a processor 6, and the output state of the counter 8 is held in 1, and the processor 6 is returned to the initial state. Simultaneously, an LED9 is lit to indicate the occurrence of falling of the program into a loop to the external.
申请公布号 JPS57127256(A) 申请公布日期 1982.08.07
申请号 JP19810012040 申请日期 1981.01.29
申请人 FUJITSU KK 发明人 MATSUNAGA SHIGEO;IIZUKA YOSHIO;OOSHIMA TSUTOMU
分类号 G06F11/30;G06F11/00 主分类号 G06F11/30
代理机构 代理人
主权项
地址