发明名称 DELAY CIRCUIT
摘要 PURPOSE:To set delay time easily and optionally with high precision by adding a simple presetting circuit to a counter and by increasing the number of digits of an encoder in the presetting circuit as well as the number of digits of this counter. CONSTITUTION:To a counter 1, a 7-3 encoder 3 which performs code conversion for presetting is added, and an FF7 is set by an input signal 11 to input its negative logic output signal 29 to a changeover switch 5, thus obtaining an output signal 13 by expanding the input signal in accordance with the preset state of the switch 5. The delay time is set in accordance with the counting of a clock signal 45, so the setting has high precision.
申请公布号 JPS57123727(A) 申请公布日期 1982.08.02
申请号 JP19810008101 申请日期 1981.01.23
申请人 CANON KK 发明人 KATOU YOSHIAKI
分类号 H03K5/05;H03K17/28 主分类号 H03K5/05
代理机构 代理人
主权项
地址