发明名称 DATA PROCESSOR
摘要 PURPOSE:To evade a runaway state, by providing a reset signal line, and applying reset on and initializing a CPU when the CPU reads an area where no program is stored at the time of executing the program. CONSTITUTION:When an RD signal is outputted from the CPU1 to a memory 2 via a read signal line 5, the content (n+1 bits) of the address of the memory 2 decided by an address signal on an address bus 3 at that time is read in the CPU1 via a data bus 4. And it is decided whether the address is valid or invalid by using the value of a prescribed one bit (reset bit) connected to a reset signal line 6. In other words, when the reset bit is set at 1 (when the address is present outside a programs area and invalid), the reset is applied on the CPU1, then, the CPU1 is initialized. In such a way, it is possible to block the continuous runaway of the program by reading an invalid data as an instruction by the CPU1.
申请公布号 JPS63174138(A) 申请公布日期 1988.07.18
申请号 JP19870006425 申请日期 1987.01.14
申请人 MITSUBISHI ELECTRIC CORP 发明人 AIKAWA MASATOSHI
分类号 G06F11/08;G06F9/30;G06F11/00 主分类号 G06F11/08
代理机构 代理人
主权项
地址