发明名称 DETECTING SYSTEM FOR STATE OF LOOP
摘要 PURPOSE:To facilitate an easy detection for occurrence of a loop in debug and to quickly find out the cause of a fault, by attaining the loop state when the number of times accesses arranged to a loop deciding point provided at an optional point of a process program, reaches a prescribed level. CONSTITUTION:A breaking point BP is provided at an optional area of a program RPRO to be debugged. When the program TPRO reaches the point BP, the state inside a processor that is executed by the program TPRO is stored in a storage device or displayed at a display device DISP. In this case, a loop deciding point LP is set at an optional area of the program, and the number of times of accesses that is given to addresses ID0-IDn of each LP by a CPU is detected at a tracer part TRC. Then the executing frequency of each LP is counted by a loop counter CTR, and a loop state is realized when the counting of the counter CTR reaches a prescribed value.
申请公布号 JPS5790767(A) 申请公布日期 1982.06.05
申请号 JP19800167254 申请日期 1980.11.27
申请人 FUJITSU KK 发明人 MORIWAKI TOSHIKI
分类号 G06F11/30;G06F11/36 主分类号 G06F11/30
代理机构 代理人
主权项
地址