| 摘要 |
A MOS latch circuit is provided which has a fast response and is sensitive to low level input clock signals. The latch circuit has two load devices which are connected to a pair of cross-coupled transistors. A controllable current source is used to control the current flow through the cross-coupled pair of transistors. A first coupling transistor is connected between the input of the cross-coupled pair of transistors and a second controllable current source. A second coupling transistor is connected between a second input of the cross-coupled pair of transistors and to the second controllable current source. The first and second coupling transistors are enabled by input data signals to the latch circuit while the first and second controllable current sources are controlled by clock signals.
|
