| 摘要 |
A variable delay circuit consists of a chain of logic gates with a selection circuit for selecting the output of any chosen one of the gates. A variable voltage is connected to the emitter load resistors of the gates, and permits the overall delay to be adjusted.
|
