发明名称 MODULATION AND DEMODULATION SYSTEM
摘要 <p>PURPOSE:To decrease the error rate of data and to provide an error correcting function by limiting the continuation of 0-section length in terms of probability by utilizing the statistical properties of an analog signal. CONSTITUTION:Counters 7 and 8 output wire and read addresses. A counter 9 generate a[1]of D output when the number of 1 in 16 bits in no less than 8 and a [0]in other case. Memories 20 and 21 are placed in data writing and reading operations in turns, and tristate bus buffers 22 and 23 select only readout outputs. A buffer 24 is supplied with a flag bit generated by the counter 9. Similarly, readout data is inverted as well as the D-FF of the tristate bus buffer 27 of a 25 and a 26. Consequently, the continuation of 0-section length is limited in terms of probability, the error rate of data is decreased, and a modulation system is provided with an error correcting function.</p>
申请公布号 JPS5769510(A) 申请公布日期 1982.04.28
申请号 JP19800146170 申请日期 1980.10.17
申请人 MATSUSHITA DENKI SANGYO KK 发明人 MURAI KATSUMI
分类号 G11B20/14;G11B20/18;H04B14/04;H04L7/00 主分类号 G11B20/14
代理机构 代理人
主权项
地址