发明名称 ASYNCHRONOUS SIGNAL GENERATING CIRCUIT
摘要 PURPOSE:To effectively respond when forced interruption is generated in an asynchronous circuit, by holding the output of a state flip-flop with an interruption state flip-flop responding to a holding timing from a holding information flip-flop sent by responding to the generation of the forced interruption. CONSTITUTION:The interruption state flip-flop 4 which inputs the output signal of the state flip-flop 3, and the holding information flip-flop 6 which sends the holding timing to the interruption state flip-flop 4 by responding to the generation of interruption in the asynchronous circuit, are provided. And by responding to the holding timing from the holding information flip-flop 6, the output signal of the state flip-flop 3 is held with the interruption state flip-flop 4 for a prescribed time. In such a way, it is possible to hold the operating state of an asynchronous signal generation circuit and an asynchronous signal 11, and to respond to the forced interruption in the asynchronous circuit.
申请公布号 JPS63204333(A) 申请公布日期 1988.08.24
申请号 JP19870036379 申请日期 1987.02.19
申请人 NEC CORP 发明人 ISHIKURA HIROSHI
分类号 G06F9/46;G06F9/48;G06F13/24 主分类号 G06F9/46
代理机构 代理人
主权项
地址