| 摘要 |
Electronic circuit package (10) for encapsulating and interconnecting two or more semiconductor chips (44A). A vertically stacked array of substrate wafers form a support core (12) in which windows (14, 16, 18, 20) are formed for receiving the chips. Device support surfaces and device lead connecting surfaces (70, 72) are exposed by each cavity on one or more of the substrate wafers. Intra-level conductive strips (74) are separately deposited on each lead connecting surface for attachment to the input/output leads (42) of the circuit devices and extend along the interface of one or more superposed pairs of substrate wafers for connection to external connector pins. Inter-level conductive interconnects (78) are embedded in one or more of the substrates for interconnecting the intra-level conductive strips of one substrate level with the intra-level conductive strips of a different level. In a preferred embodiment, four identical RAM chips are encapsulated and interconnected for multiplex operation in an over/under, dual in-line arrangement. |
