发明名称 MANUFACTURE OF INSULATED GATE TYPE FIELD EFFECT TRANSISTOR
摘要 PURPOSE:To eliminate variabilities between insulated gate type field effect transistors by determining the length of an off-set gate (OG) region in its channel direction by self-alignment with respect to the gate. CONSTITUTION:With gate 45 and insulating film 42 as impurity selecting masks off-set gate regions 50, 51 are formed. At this time the region 50 is self-aligned with respect to a gate 45 and a drain region 47. The drain region 47 is self-aligned with respect to the gate 45, and accordingly the length of the off-set gate region 50 in its channel direction is self-aligned with respect to the gate 45. Similarly, the length of the off-set gate region 51 in its channel direction is self-aligned with respect to the gate 45.
申请公布号 JPS5730371(A) 申请公布日期 1982.02.18
申请号 JP19800104522 申请日期 1980.07.30
申请人 NIPPON ELECTRIC CO 发明人 ENOMOTO TADAYOSHI;SUZUKI TOSHIYUKI
分类号 H01L21/336;H01L29/417;H01L29/78 主分类号 H01L21/336
代理机构 代理人
主权项
地址