| 摘要 |
A method for fabricating a submicron short channel MOS device is described wherein a plural or multilevel insulator layer, having a thickness of about 100-200 angstroms, is interposed between the polycrystalline silicon gate member and the substrate to function as a gate insulator and in addition, serving to protect the body of the semiconductor from becoming inadvertently doped during the processing steps.
|
