发明名称 DATA SIGNAL SUPPRESSING SYSTEM
摘要 PURPOSE:To prevent the adverse effect on audio channel due to the mixture of data signals, by converting a plurality of bits corresponding to the audio/data identifying bit in advance to one of low level audio signals compulsively. CONSTITUTION:When an audio/data identifying V/D bit is 1, that is, a data is displayed, a flip-flop 202 is se to 1, a gate 301 in turned off and a gate 302 is turned on. Further, a 64kb/s signal of a lead 101 is thrown away and the content of a low level audio signal generating circuit 401 is sequentially outputted with the clock in 64kHz through the gates 302, 303 to an output register 501. On the other hand, the bit pattern of the low level audio signal selected not giving any hindrance to the audio channel is tored to the content of the circuit 401 and since it is looped back through a lead 402, the same content can be outputted repetitively with a given period at all times.
申请公布号 JPS5715560(A) 申请公布日期 1982.01.26
申请号 JP19800089205 申请日期 1980.07.02
申请人 HITACHI LTD 发明人 KATOU TAKAO;TAKEMURA TETSUO
分类号 H04B1/10;H04B14/04;H04J3/17;H04J99/00;H04M1/00;H04M1/253;H04M11/06 主分类号 H04B1/10
代理机构 代理人
主权项
地址