发明名称 INTERFACE CONTROLLING CIRCUIT
摘要 PURPOSE:To reduce the queuing time for the subsequent operation, by deciding previously the state of the preceding operation and giving a request to the subsequent operation without waiting the end of the preceding operation in case the subsequent operation receives a limitation by the preceding operation in terms of a transfer of data. CONSTITUTION:A read stack F/F101 is set by the read request signal RRQ and reset with reception of the read action end signal RE. A write F/F102 is set by the write request signal WRQ during a set mode of the F/F101 and reset with reception of the reception permission signal PQ. With these two F/Fs, the fact that the write request is ready to be given before the end of the read action is detected to inform the occurrence of request to a device B. Then the F/F102 delivers a set state (write request) while a timer 105 that monitors the time of read action is delivering the timer signal. Thus the write action is made to wait and then permitted when the set state signal is delivered after the end of the timer signal T.
申请公布号 JPS5714929(A) 申请公布日期 1982.01.26
申请号 JP19800088777 申请日期 1980.06.30
申请人 TOKYO SHIBAURA ELECTRIC CO 发明人 NITSUTA YOSHIHIRO
分类号 G06F13/38;G06F13/18 主分类号 G06F13/38
代理机构 代理人
主权项
地址