发明名称 PHASE INFORMATION EXTRACTING CIRCUIT
摘要 PURPOSE:To erase or attenuate echos, by providing a preequalizer at the prestage of a transversal type automatic equalizer. CONSTITUTION:An input signal from an IN terminal is given to a delay line 13 having taps every pulse time interval T0 and it is picked up from each tap to an adder 15 via a weighting circuit. Further, by adjusting each tap weighting circuit suitably, the echo produced at taps of the delay line 3 due to a group delay distortion can be attenuated. In the figure, the prequalizer EQ is shown as 1, a VSB demodulator DEM as 2 and the delay line with taps as phi, respectively.
申请公布号 JPS56169441(A) 申请公布日期 1981.12.26
申请号 JP19800073404 申请日期 1980.05.30
申请人 NIPPON TELEGRAPH & TELEPHONE 发明人 TSUCHIYA TOSHIYUKI;TOKURA NOBUYUKI
分类号 H03H21/00;H04B3/06;H04B3/14 主分类号 H03H21/00
代理机构 代理人
主权项
地址